

Department of Electrical Engineering

COEP Technological University

(COEP Tech)

A Unitary Public University of Government of Maharashtra
(Formerly College of Engineering Pune)
Wellesley Road, Shivajinagar, Pune-411005, Maharashtra, India

Department of Electrical Engineering

Invitation of Quotations

**PYNQ-Z2 FPGA Development Boards for the
Control Laboratory at Department of Electrical
Engineering**


**COEP Technological University, Pune.
Shivaji Nagar, Wellesley Road, Pune-05**

Ref: COEP TECH/EED/2026-27/211

Date:04/09/2026

Website: <https://www.coep.org.in> - 020 – 2550 – 7411 / 020 – 2550 – 7425

Cost of document: NIL



COEP Technological University

(COEP Tech)

A Unitary Public University of Government of Maharashtra

(Formerly College of Engineering Pune)

Wellesley Road, Shivajinagar, Pune-411005, Maharashtra, India

Department of Electrical Engineering

Tel- 02025507400/25

Fax- 02025507299

Email-hod.elec@coeptech.ac.in

Website- www.coeptech.ac.in

Ref: COEP TECH/EED/FPGA Boards/2026-27/ 211

Date:04/09/2026

INVITATION OF QUOTATION

Name of Work: PYNQ-Z2 FPGA Development Boards for the Control Laboratory, at EED,
COEP Technological University, Pune.

Sir,

You are invited to submit your most competitive quotation for PYNQ-Z2 FPGA Development Boards for the Control Laboratory, at Electrical Engineering Department COEP Technological University, Pune. The details are as below.

Period for downloaded Quotation Forms from University website (www.coeptech.ac.in)	04/09/2026 to 10-09-2026	
Timings	11.00 AM to 04.00 PM	
Deadline for receipt of sealed Quotation & duly signed at Electrical Engineering department	10-09-2026	4.00 PM
Date and Time of Quotation Opening	11-09-2026	11.40 AM
Place of Opening	Electrical Engineering Department, COEP Tech. Pune	

Sr. No.	Item with specifications	Unit	Rate in Rs.	Total Amount in Rs.
1	Board: PYNQ-Z2 FPGA Development Board - FPGA Device: Xilinx Zynq-7000 XC7Z020-1CLG400C - Processing System: Dual-core ARM Cortex-A9 - Programmable Logic: Artix-7 FPGA Fabric ,Memory: 512 MB DDR3 RAM - Connectivity: USB-JTAG, USB-UART, Gigabit Ethernet - Interfaces: HDMI, Arduino Header, PMOD, GPIO, Development Support: AMD	02		

	Vivado Design Suite, Vitis, and PYNQ Framework			
	USB Cable+ Ethernet Cable + SD Card + Power Adapter			
	Total Rs.			
	GST % Rs.			
	Grand Total Rs.			
	Note: 1) The rates shall be valid for 90 days. 2) Necessary minor work, excavation etc. will be in the scope of contractor. 3) Complete commissioning will be in the scope of the contractor.			

Terms and Conditions:

1. The bidder should attach the required document with the tender.
2. The bidder should submit GST registration document along with tender.
3. **Special Conditions for the work:**
 - a. COEP Technological University, Pune is not liable for any breach of any Government rules/regulations by Bidder/agency/firm or its employees. The Bidder/agency/firm will be solely responsible for their action.
 - b. If during work within the premises of COEP Technological University, Pune any mishap/accident occurs causing injuries to the employees or representatives of Bidder/agency/firm, necessary compensation as required by the statute will be borne by Bidder/agency/firm itself, and COEP Technological University, Pune is not responsible against all claims on such accounts.
 - c. All the staff deployed by Bidder/agency/firm will ensure that they are polite and courteous in their behavior. They shall carry their photo identity card prominently displayed during the repair hours.
 - d. The bidder / agency / firm should be prepared to come to COEP Technological University, Pune to take part in the discussion, if required in this regard.
 - e. All work shall be carried out with due regard to the convenience of COEP Technological University, Pune. The orders of the concerned authority shall be strictly observed.
4. The taxes, insurance, freight, packing and forwarding charges if any must be quoted in Indian Rupees separately.
5. Quotation(s) received after the last date of Quotation submission will be rejected.
6. All following documents/certificates should be provided / attached.
 - a) Shop Act License/Incorporation Certificate/Firm Registration Certificate Copy.
 - b) PAN Card Copy c) GST Certificate Copy
 - d) Work experience certificate min. 3 years
7. All duties, taxes, and other levies payable by the bidder need to be included in the total price and a break-up needs to be indicated.
8. The bidder shall have to quote for all the items of the quotations. Part quotations/incomplete quotations shall be summarily rejected without any consideration.
9. The quotations shall be signed by an authorized person and the bidder's full name and status be indicated below the signature along with an official stamp of the vendor/firm/company.
10. Offers in the bid should be written in English and price should be written in both figures and words.
11. The supply/work should be completed within 2 weeks from the date of Work order.

12. No extension shall be given for supply/work/service. In such a case a penalty for delay in proportion to the cost of equipment/work/service. at the rate of 0.5 % per week; maximum limit of 10% shall be charged in case of PO value is less than 2 Lakh.
13. Bidder shall be responsible for successful Installation, Commissioning and testing of the supplied devices at defined locations. Any defective component/device will be replaced by vendor at his own cost. The COEP Technological University reserves the right to cancel any of the items of the tender without any reason thereof.
14. Optional items should be quoted in separate sheets, otherwise your quote will be rejected.
15. The format for quotations can be obtained from the Electrical Engineering Department, COEP Technological University, Pune during working days.
16. The quotation should be duly signed and addressed to **The Vice Chancellor, COEP Technological University, Pune-5** and submitted in sealed envelope.
17. Quotations will not be received by E-mail / FAX.
18. Sealed envelope containing all the documents, clearly marked quotation for 'supply & installation of PYNQ-Z2 FPGA Development Boards for the Control Laboratory, Enquiry Number & Enquiry Date should be submitted in the office of Electrical Engineering Department on or before 10/09/2026, 4.00 p.m.

--sd--

Head
Department of Electrical Engineering
COEP Tech. University, Pune